Tubidy
    Chip Design Flow and Hardware Modelling

    Chip Design Flow and Hardware Modelling

    01:12:54 |
    Download MP3

    Related Videos

    Chip Design Flow and Hardware Modelling 1:12:55

    Chip Design Flow and Hardware Modelling

    Introduction to Logic Synthesis 1:10:09

    Introduction to Logic Synthesis

    VHDL: Introduction to Hardware Description Languages & VHDL Basics 46:54

    VHDL: Introduction to Hardware Description Languages & VHDL Basics

    Introduction to High-level Synthesis 1:02:14

    Introduction to High-level Synthesis

    Memory Modelling & Compiler Transformation in High Level Synthesis 1:02:20

    Memory Modelling & Compiler Transformation in High Level Synthesis

    Compiler Transformation in High Level Synthesis: Constant Folding, 1:10:49

    Compiler Transformation in High Level Synthesis: Constant Folding,

    Multi-level Logic Synthesis: Technology Mapping 1:08:10

    Multi-level Logic Synthesis: Technology Mapping

    Outline - What is Synthesis? 42:14

    Outline - What is Synthesis?

    Introduction to Timing Analysis 1:12:07

    Introduction to Timing Analysis

    Finite State Machine Synthesis: Introduction to FSM Encoding 1:14:18

    Finite State Machine Synthesis: Introduction to FSM Encoding

    Language front-end Design Representation 1:09:05

    Language front-end Design Representation

    List Scheduling & Time-constrained Scheduling 1:10:48

    List Scheduling & Time-constrained Scheduling

    Finite State Machine Synthesis: Identifying Common Cubes & Graph Embedding 1:11:39

    Finite State Machine Synthesis: Identifying Common Cubes & Graph Embedding

    Hardware Transformations & ASAP / ALAP Scheduling 1:02:44

    Hardware Transformations & ASAP / ALAP Scheduling

    High Level Synthesis and Timing Issues 1:06:35

    High Level Synthesis and Timing Issues

    Efficient Solution to Retiming & Introduction to Logic Synthesis 1:11:17

    Efficient Solution to Retiming & Introduction to Logic Synthesis

    Multi-Level Logic Optimisation 1:13:00

    Multi-Level Logic Optimisation

    Two-level Logic Optimisation 1:09:44

    Two-level Logic Optimisation

    Compiler Transformations in High Level Synthesis: Loop Unrolling and Function Inlining 1:07:21

    Compiler Transformations in High Level Synthesis: Loop Unrolling and Function Inlining

    Binary Decision Diagrams 1:04:49

    Binary Decision Diagrams